




POWER ANALYSIS + CLOCK GLITCHING

Colin O'Flynn RECON 2014 – Montreal, Canada



OBJECTIVES



- * LEARN About S.C.A
- * SEE Some DEMOS
- * BUILD Your own S.C.A.
- * BUILD some GLITCH HW

COMMERCIAL?



Embedded Security - New AE

store.newae.com/embedded-security/

My Account Gift Certificates Sign In Or Create An Account View Cart

Search for a product

NewAE Technology

OpenADC RF & SMA Embedded Security Blank PCBs Policies & Information

Home . Embedded Security

Embedded Security

Sort by:

ChipWhisperer Based Products - all you need for side channel power analysis, glitch attacks, etc.

Product	Description	Price
ChipWhisperer Capture Rev2 - Blank PCB Kit	Blank PCB kit for building your own ChipWhisperer capture board.	\$66.00
ChipWhisperer Complete Kit	Complete kit including the PCB, components, and software.	\$1,470.00
ChipWhisperer Simple Kit	Simple kit for basic power analysis.	\$1,076.00
Differential Probe - Assembled & Tested	Assembled and tested differential probe for power analysis.	\$47.00

3

COMMERCIAL?



4.3. Tutorial #3: Timing Attack

newae.com/sidechannel/cwdocs/tutorialtimingpasswd.html


RX Baud 9584

python

```
@@@ÿ=ÿ@`ULL+@*****@eee38f15>f6*@@@@@T$B7f1cf01e950f@c0
>ff3aaa1@@@@
```

15 17- Hit Return

18. If this works, you will see the power consumption on receiving the command. You'll notice two distinct power signatures, which may look something like this:



Or:



<http://newae.com/sidechannel/cwdocs/>

COMMERCIAL?








SIDE CHANNEL




TIMING ATTACK




+ Power




+ Power





+ Power






POWER ANALYSIS


LEAKAGE



ATMEGA328P



AN EXAMPLE



XOR



Assume user is ‘encrypting’ a 1-byte piece of data by XORing with a 1-byte secret key (EF), and we cannot observe output of XOR. This becomes:


$$88 \oplus EF = 67$$

$$56 \oplus EF = B9$$

$$32 \oplus EF = DD$$

$$A6 \oplus EF = 49$$

$$35 \oplus EF = DA$$



XOR

Marking the unknowns with KK or ?:

$$88 \oplus \text{KK} = ?$$

$$56 \oplus \text{KK} = ?$$

$$32 \oplus \text{KK} = ?$$

$$A6 \oplus \text{KK} = ?$$

$$35 \oplus \text{KK} = ?$$



How TO FIND?



GUESS & CHECK!

XOR

Guess KK = 0x00

$$88 \oplus 00 = 88$$

$$56 \oplus 00 = 56$$

$$32 \oplus 00 = 32$$

$$A6 \oplus 00 = A6$$

$$35 \oplus 00 = 35$$



XOR

Guess KK = 0x01


$$88 \oplus 01 = 89$$

$$56 \oplus 01 = 57$$

$$32 \oplus 01 = 33$$

$$A6 \oplus 01 = A7$$

$$35 \oplus 01 = 34$$



XOR

Guess KK = 0xEF

$$88 \oplus EF = 67$$

$$56 \oplus EF = B9$$


$$32 \oplus EF = DD$$

$$A6 \oplus EF = 49$$


$$35 \oplus EF = DA$$





WTF - HOW IS THAT GOOD?





WTF - HOW IS THAT GOOD?





TOOLS
















ChipWhisperer Analyzer V2 - teesttt.cwp*

File Project Tools Windows Help

Attack

Parameter	Value
Byte 13	<input checked="" type="checkbox"/>
Byte 14	<input checked="" type="checkbox"/>
Byte 15	<input checked="" type="checkbox"/>

Point Setup

Points Same across Subkeys

Starting Point 0

Ending Point 3000

Trace Setup

Starting Trace 0

Traces per Attack 49

Attack Runs 1

Progressive CPA

Reporting Interval 2

Iteration Mode Breadth-First

Skip when PGE=0

Results Table

PGE	0	1	2	3	4	5	6	7	8	9	10	11	12	13
0	2B 0.9530	7E 0.9804	15 0.9596	16 0.9785	28 0.9550	AE 0.9673	D2 0.9374	A6 0.9739	AB 0.9605	F7 0.9655	15 0.9746	88 0.9744	09 0.9623	CF 0.945
1	07 0.6312	8E 0.6154	08 0.6472	F1 0.6796	83 0.6332	17 0.5844	99 0.6135	28 0.6718	E6 0.5794	66 0.6288	79 0.6772	D4 0.6337	7E 0.6317	6F 0.615
2	C8 0.5879	3C 0.6148	E3 0.6009	71 0.6096	A7 0.6296	77 0.5723	48 0.5975	6C 0.6448	86 0.5705	BA 0.5980	70 0.6087	41 0.6021	02 0.6154	81 0.592
3	F7 0.5816	D3 0.6099	2E 0.5890	68 0.5874	25 0.5860	48 0.5704	F4 0.5781	4E 0.5866	7B 0.5646	07 0.5898	BB 0.5912	AF 0.5923	14 0.6059	EF 0.586
4	69 0.5786	A3 0.6015	95 0.5862	E8 0.5799	E4 0.5743	B7 0.5650	52 0.5731	87 0.5731	67 0.5628	67 0.5884	45 0.5907	01 0.5910	40 0.5950	6D 0.576
5	AF 0.5743	8A 0.6010	82 0.5848	64 0.5621	18 0.5724	E8 0.5591	72 0.5689	OC 0.5663	CE 0.5602	47 0.5864	05 0.5889	A4 0.5817	77 0.5850	05 0.577
6	3A 0.5697	A6 0.5997	45 0.5833	F9 0.5573	67 0.5683	22 0.5553	A6 0.5675	88 0.5645	80 0.5601	02 0.5847	81 0.5826	99 0.5753	1C 0.5691	96 0.575
7	76 0.5642	62 0.5943	C1 0.5822	5A 0.5513	DC 0.5646	5D 0.5525	E2 0.5647	E4 0.5614	A1 0.5590	FD 0.5828	7F 0.5728	84 0.5753	6F 0.5641	92 0.572
	BD 0.5642	AA 0.5943	34 0.5822	18 0.5513	94 0.5646	F5 0.5525	CF 0.5647	6B 0.5614	8D 0.5590	FC 0.5828	D1 0.5728	F4 0.5753	99 0.5641	46 0.572

Script Commands

```
[Attack, Attacked bytes, byte 10, {visible : true}]
[Attack, 'Attacked Bytes', 'Byte 11', {visible: True}]
[Attack, 'Attacked Bytes', 'Byte 12', {visible: True}]
[Attack, 'Attacked Bytes', 'Byte 13', {visible: True}]
[Attack, 'Attacked Bytes', 'Byte 14', {visible: True}]
[Attack, 'Attacked Bytes', 'Byte 15', {visible: True}]
[Attack, 'Attacked Bytes', 'Byte 16', {visible: False}]
[Attack, 'Attacked Bytes', 'Byte 17', {visible: False}]
[Attack, 'Attacked Bytes', 'Byte 18', {visible: False}]
```

Python Console

```
>>>
```

Debug Logging

```
uruue
diffs[key] = sumnum / np.sqrt(sumden)
c:
/users/colin/workspace/chipwhisperer/chipwhisperer/software/chipwhisperer/analyzer/attacks/CPAProgressive.py:178: RuntimeWarning: invalid value encountered in divide
diffs[key] = sumnum / np.sqrt(sumden)
C:/Python27/lib/site-
```

Search ✎ Console

'self.parent.parent' - 11 matches in workspace

chipwhisperer

chipwhisperer

software

analyzer-old-unsupported

chipwhisperer

analyzer

utils

TraceExplorerScripts

PartitionDisplay.py

205: self.parent.parent.parent.proj.addDataConfig(poiDict, "Template Data", "Points of Interest")

common

traces

TraceContainerDPAv3.py (5 matches)

238: return self.parent.parent.cwp.traceslocation + "/" + "config_" + self.prefixDirLE.text() + ".cfg"


265: if self.parent.parent.cwp:

269: tracedir = self.parent.parent.cwp.traceslocation

302: if self.parent.parent.cwp == None:

330: tmp.saveAllTraces(self.parent.parent.cwp.traceslocation + "/", prefix=self.prefixDirLE.text() + "_")

SOMETHING
THAT's REAL



Atmel AVR231: AES Bootloader

Features

- Fits Atmel® AVR® Microcontrollers with bootloader capabilities and at least 1kB SRAM
- Enables secure transfer of firmware and sensitive data to an AVR based application
- Includes easy-to-use configurable example applications:
 - Encrypting binary files and data
 - Creating target bootloaders
 - Downloading encrypted files to target
- Implements the Advanced Encryption Standard (AES):
 - 128-, 192-, and 256-bit keys
- AES Bootloader fits into 2kB
- Typical update times of a 64kB application, 115200 baud, 3.69MHz target frequency:
 - AES128: 27 seconds
 - AES192: 30 seconds
 - AES256: 33 seconds

1 Introduction


This application note describes how firmware can be updated securely on AVR microcontrollers with bootloader capabilities. The method uses the Advanced Encryption Standard (AES) to encrypt the firmware.



8-bit Atmel Microcontrollers


Application Note

Figure 4-5. Flowchart for the AVR bootloader.



—


GLITCHING



CLOCK GLITCH



GLITCH GENERATOR



A MAJOR HEADACHE

Delay Lines									
DCM_DELAY_STEP ⁽⁵⁾	Finest delay resolution, averaged over all steps.	10	40	10	40	10	40	10	40

Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode⁽¹⁾

Symbol	Description	Amount of Phase Shift	Units
Phase Shifting Range			
MAX_STEPS ⁽²⁾	When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.	$\pm(\text{INTEGER}(10 \times (\text{CLKIN} - 3 \text{ ns})))$	steps
	When CLKIN \geq 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.	$\pm(\text{INTEGER}(15 \times (\text{CLKIN} - 3 \text{ ns})))$	steps
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable phase shifting.	$\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MIN})$	ps
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable phase shifting	$\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MAX})$	ps

PARTIAL RECONFIG




CIRCUIT CELLAR • APRIL 2014 • 215

PROGRAMMABLE LOGIC IN PRACTICE

Partial FPGA Configuration

Many FPGA design attributes, such as certain clock and I/O drive settings, are not adjustable at run-time. Yet in many applications it would be convenient to adjust them during operation. This article explains how partial reconfiguration can be used to side-step these restrictions and modify FPGAs.

By Colin O'Flynn (Canada)



Partial reconfiguration (PR) of an FPGA is a topic few engineers have heard about, but few have fully used. PR enables you to change part of your FPGA design during operation. It's an extremely powerful tool that can be used for very advanced topics (e.g., reloading an entire "module" in an FPGA design).

This article will only cover a more basic use, something that I suspect many FPGA designers have run into. The problem is certain FPGA modules have parameters that can only be adjusted during implementation, and not during run-time. You must re-load those parameters, sidestepping the issue. There are several caveats to using PR, so there is a lot to discuss.

Before I begin, I want to point you to two excellent resources. C. Lautenbacher's article "Digital Logic with an FPGA Editor" (Xilinx's Xcell Journal, Issue 65, 2008) covers the use of the FPGA editor (which I'll briefly discuss). J. McCaskill and D. Lautenbacher's article, "FPGA Partial Reconfiguration Goes Mainstream," (Acell Journal Issue 73, 2010) examines the use of PR, although it targets more advanced uses of PR.

PERFECT TIMING

I'll begin by describing the exact problem I'm solving with PR. You can use PR to solve

many similar problems, but bearing something concrete in mind will help you understand the problem and the solution.

The digital clock module (DCM) in a Xilinx Spartan-3 FPGA has a variety of features, including the ability to add an adjustable phase shift to an input clock. These are known as phase lock loops. A 100 ns shift can vary from approximately -360° to 360° in 1.4° steps. A versatile shift enables shifting over a smaller range, which is approximately $\pm 0.5^\circ$ in 30 ps steps. (Note the actual range can be shifted by 180° independently for different operating conditions.) However, enabling the provided variable phase shift interface is only useful for small phase shifts; any major phase shift must be fixed at design time.

I'd demonstrate how to use PR to fix the problem. I generate a design that implements a DCM block and use PR to dynamically reconfigure the DCM.

STRENGTHS BITS

I used Xilinx's ISE design software to generate a design (see Figure 1) and the final step of creating the native PR bitstream, which can then be programmed into the FPGA. The FPGA bitstream is essentially a completely binary blob that tell you nothing about your design. The "FPGA native circuit description (NCD)" file is one step above the FPGA

Generate bitstreams for fixed phase shift

- 256 options for each DCM to cover -50% to +50%
- 2 DCMs

Generate 'Difference' Files for internal Partial Reconfiguration module

<http://programmablelogicinpractice.com/?p=143>

STUPID DEMO



```
void glitch3()
{
    char inp[16];
    char c;
    int cnt = 0;
    output_ch_0('C');

    c = 'A';
    while((c != '\n') & (cnt < 16)){
        c = input_ch_0();
        inp[cnt] = c;
        cnt++;
    }

    char passwd[] = "touch";
    char passok = 1;

    trigger_high();
    trigger_low();

    //Simple test - doesn't check for too-long password!
    for(cnt = 0; cnt < 5; cnt++){
        if (inp[cnt] != passwd[cnt]){
            passok = 0;
        }
    }

    if (!passok){
        output_ch_0('B');
        output_ch_0('a');
        output_ch_0('d');
        output_ch_0('\n');
    } else {
        output_ch_0('W');
        output_ch_0('e');
        output_ch_0('l');
        output_ch_0('c');
        output_ch_0('o');
        output_ch_0('m');
        output_ch_0('e');
        output_ch_0('\n');
    }
}
```

IT WORKS!

The image shows a software interface with two main windows. On the left is a configuration window titled 'Parameter' with a table of settings:

Parameter	Value
Target IO4	High-Z
Glitch Module	
Clock Source	CLKGEN
Glitch Width (as % of period)	8
Glitch Width (fine adjust)	0
Glitch Offset (as % of period)	-10
Glitch Offset (fine adjust)	-44
Glitch Trigger	External Trigger
Repeat	15
Manual Trigger	
Output Mode	Clock XORd
Read Status	


On the right is a terminal window titled 'python' showing a transcript of test commands:

```
Chello
Ctest
Bad
test
hello
Ctest
Welcome
z|
```


Below the terminal are controls for transmission and reception:

- TX on Enter: \n
- RX: Show non-ASCII as hex
- Send button
- Connect button
- Set target in main GUI


VCC GLITCH




GLITCH A HW





I.R.L.




—
TRIGGERING ..













Sum of ABSOLUTE DIFF



—
WHERE TO?



ChipWhisperer.com



The screenshot shows a web browser window displaying the ChipWhisperer™ wiki page on Assembla. The URL in the address bar is <https://www.assembla.com/spaces/chipwhisperer/wiki>. The page title is "CHIP WHISPERER" with the subtitle "Listen to your Inner Hardware™". The left sidebar contains a navigation menu with links to Home, Getting Started, User Documentation, Developer Documentation, and more. The main content area features the "CHIP WHISPERER" logo and the subtitle "Listen to your Inner Hardware™". Below the logo, there is a welcome message about the collection of software & hardware tools for side channel analysis, a link to a YouTube presentation, and information about new releases and last releases. At the bottom, there is a "Buy One" link and a "Getting Started" section.

A Home | ChipWhisperer™ - X

https://www.assembla.com/spaces/chipwhisperer/wiki

Try Assembla | Log in
Free/Public Project

CHIP WHISPERER

ChipWhisperer™ - Listen to your Inner Hardware™

+ Wiki Messages Git Team Stream Files Support FTP More ▾ Search

Pages Archived

View Page History Comments

Version 43, last updated by Colin O'Flynn at 2014-06-12

Home

A- A+

CHIP WHISPERER™

Listen to your Inner Hardware™

Welcome to ChipWhisperer™ - the collection of software & hardware tools for getting into side channel analysis. See [YouTube](#) for the teaser presentation!

New: Go to the [ChipWhisperer Release](#) page for official releases, and see the [Full Python Documentation](#) for some docs.

Last Release: Version 0.03RC2 in May 2014

Buy One - <http://store.newae.com> or www.newae.com/sidechannel

Getting Started

There's two ways of getting into this: check out the wiki (which you are already on), or head on over to the [Full Python Documentation!](#) Enjoy!

TO DO LIST



- * CHECK Full Docs
- * DOWNLOAD TRACES
- * RUN THE TUTORIALS
- * BUILD SOME HW?

4.6. Tutorial #6: Breaking AES (Manual CPA Attack) ¶

This tutorial will demonstrate how to perform a CPA attack using a simple Python script. This will bring you through an entire CPA attack *without* using the ChipWhisperer Analyzer program, which will greatly improve your understanding of the actual attack method.

4.6.1. The CPA Attack Theory

As a background on the CPA attack, please see the section [Correlation Power Analysis](#). It's assumed you've read that section and come back to this. Ok, you've done that? Good let's continue.

Assuming you *actually* read that, it should be apparent that there is a few things we need to accomplish:

1. Reading the data: the analog waveform (trace) and input text sent to the encryption core
2. Making the power leakage model, where it takes a known input text along with a guess of the key byte
3. Implementing the Correlation equation, and then looping through all the traces
4. Ranking the output of the correlation equation to determine the most likely key

4.6.2. Setting Up the Project

It is assumed you are experienced with Python development, or have at least run a Python program! If you are on Windows you'll probably use IDLE for as a code editor, although you can use any code editor you wish.

Initially, we'll be using Python interactively. This means to just run `python` at the command prompt, and enter commands into the window. Later we'll move onto writing a simple script which executes these commands.

4.6.3. Exploring the Trace Data

The next step is to read the trace data. I assume you've already have performed a capture. You need to find the source trace files, which have a `.npy` extension. You can follow the path of a `.cwp` (ChipWhisperer Project) file to find the associated trace `.cfg` file. The same directory as the `.cfg` file will have the `.npy` files.

As an example, consider our `.cwp` file contains this line:

```
[Trace Management]
tracefile0 = default-data-dir\traces\config_2013_11_18-16_40_58_.cfg
```

COFLYNN@NEWAE.COM
CHIPWHISPERER.COM